


- ## GX701GI Block Diagram

The diagram illustrates the system architecture for the Intel Coffee Lake H-Processor (H62 45W) BGA Quad Core. The central CPU is connected to various components including memory (DDR4 SO-DIMM X1, DDR4 On Board Memory X1), storage (PCIe Gen3 x4 SSD), and a CNL PCH-H (HM370) chip. The PCH-H manages multiple interfaces: USB (USB 3.0, USB 2.0), audio (Azalia Codec), video (DP, HDMI), and other peripherals like the DP MUX, Level Shifter, and various ports (USB Port 1, USB Port 3, Charger Port, USB Type-C). The diagram also shows power management components like the DC & Battery, EMI Caps, and various sensors (CPU XDP, PCH XDP, Thermal Sensor).


```

graph TD
    A[VCCORE+VCCSA+VCCGT] -- Page 80, Page 81 --> B[+1.05VSUS]
    B -- Page 83 --> C[+1.8VSUS]
    C -- Page 84 --> D[+1.2V/+2.5V]
    D -- Page 86 --> E[System +3VA/+5VA]
    E -- Page 87 --> F[Load Switch]
    F -- Page 88 --> G[Power Charger]
    G -- Page 89 --> H[VGA CORE (+NVDD)]
    H -- Page 91, Page 92 --> I[PD Charger]
    I -- Page 93 --> J[+FBVDDQ]
    J -- Page 94 --> K[ChargePump]
    K -- Page 95 --> L[+12V_S_FAN]
    L -- Page 96 --> M[IPC]
    M -- Page 98 --> N[ ]
  
```


The diagram illustrates the power supply architecture. It begins with the input **VCCORE+VCCSA+VCCGT** (Page 80, Page 81), which feeds into a series of voltage regulators and converters. The first stage is **+1.05VSUS** (Page 83), followed by **+1.8VSUS** (Page 84) and **+1.2V/+2.5V** (Page 86). The output then goes to a **System +3VA/+5VA** block (Page 87), which connects to a **Load Switch** (Page 88). This is followed by a **Power Charger** (Page 89) and a **VGA CORE (+NVDD)** block (Page 91, Page 92). The power then flows to a **PD Charger** (Page 93), which outputs **+FBVDDQ** (Page 94). This feeds into a **ChargePump** (Page 95), which then provides power to **+12V_S_FAN** (Page 96) and finally to the **IPC** (Page 98). The final output is shown in an empty box (Page 98).



R0301 close to CPU
PEG_COMP trace length <400mils



Display








31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface



When HDA_SDIN[1:0], DISPA_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.

When the Intel® Display Audio interface is not implemented, PROC_AUDIO_CLK and PROC_AUDIO_SDI need to be terminated to GND via a weak pull-down resistor (i.e. ~2kΩ), PROC_AUDIO_SDO can be left unconnected.

Main Board










DDR_VTT_CTRL:
System Memory Power Gate Control:
Disables the platform memory VTT regulator
in C8 and deeper and S3.
Ref: Intel 570805 Coffeelake EDS Vol 1 Rev1.5 P.116

VTT Enable






CPU SIDEBAND SIGNALS




CPU XDP

Main Board




www.teknisi-indonesia.com


+VCCORE near CPU




+VCCORE DECAPS Place Back Side (TOP)



22uF x 12




1uF x 24



Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VCCGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

+VCCGT cap near CPU

22uF x14





Project Name

GX701

Rev

R1.0

Title : TBT_Alpine-Ridge

Size

C

Dept.: ASUSTeK COMPUTER INC. **Engineer:** EE

Date: Wednesday, March 06, 2019

Sheet 11 of 100



Project Name

GX701GX

Rev

R1.3

Title : **CYPRESS CCG4**


Size

D






Dept.: **ASUSTeK COMPUTER INC.** **Engineer:** **EE**

Date: **Wednesday, March 06, 2019**

Sheet **12** of **100**

		Title : DDR4_TERMINATION	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size Custom	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 13 of 100	

N501



<Variant Name>

<Variant Name>






		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 17 of 100	

Figure 4-23. CFL H DDR4 x16 Memory Down V_{REF-CA} Overview


Memory Down Vref

Figure 4-22. CFL-H DDR4 SO-DIMM V_{REF-CA} Overview



SO-DIMM1 Vref





<Variant Name>

		Title : *****	
ASUSTeK COMPUTER INC. NB3		Engineer: EE	
Size C	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 19 of 100	


HD Audio



Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
	+1.05VSUS	+VCCST		
	+1.2V			
ACX_BAT_SYS	+3VAO	+3VA	+3VA_EC	
	+3VAO_DSW	+3VSUS	+3VSUS_PCH	+V3_3A_V1_3A_VCCPWR2
		+3VS		







1st :12017-0002000
2nd :120217-0000000
USE RTC Battery:
PIN: 0B100-00040500 BATT-LI CR1220 3V



Power failure solution (S0-->G3,S5-->G3):

eSPI or LPC		TLS Confidentiality		Top Swap Override	
PU	eSPI	PU	Enable	PU	Enable
PD	LPC (default)	PD	Disable (default)	PD	Disable (default)



QX501G1 PCIE/SATA Function define CNL HM370



Function	Function
MSIO Capabilities	
PCIE0 (From GPU)	
PCIE01- USB3.1007	
PCIE02- USB3.1008	
PCIE03- USB3.1009	
PCIE04- USB3.1010	
PCIE05	
PCIE06	
PCIE07	
PCIE08	
PCIE09	
PCIE10	PCIE* SSD
PCIE11- SATA0a	
PCIE12- SATA-0a	
PCIE13- SATA-0b	
PCIE14- SATA-1b	
PCIE15 / SATA02	
PCIE16 / SATA03	
PCIE17 / SATA04	
PCIE18 / SATA05	
PCIE19 / SATA06	
PCIE20 / SATA06	
PCIE21	TBT (M4)
PCIE22	
PCIE23	
PCIE24	

Function	Function
CLKREQ-0	GPU
CLKREQ-1	USB
CLKREQ-2	WLAN
CLKREQ-3	
CLKREQ-4	
CLKREQ-5	TBT AR
CLKREQ-6	
CLKREQ-7	
CLKREQ-8	
CLKREQ-9	
CLKREQ-10-15	

USB Setting QX501G1 USB Function define CNL HM370


Function	Function
USR2_01	USB3.0 MB Port1
USR2_02	USB3.0 MB Port2
USR2_03	USB3.0 MB Port3
USR2_04	Camera
USR2_05	USB3.0 MB Port4(Charger)
USR2_06	TBT
USR2_07	USB3.1007
USR2_08	N key
USR2_09	BT
USR2_10	
USR2_11	
USR2_12	

BM370	QX501G1	CM246	BM370	Device Assign
0	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #1	0	USB3.1 Gen1/Gen2 #1
1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #2	1	USB3.1 Gen1/Gen2 #2
2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #3	2	USB3.1 Gen1/Gen2 #3
3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #4	3	USB3.1 Gen1/Gen2 #4
4	USB3.1 Gen1 #5	USB3.1 Gen1/Gen2 #5	4	USB3.1 Gen1/Gen2 #5
5	USB3.1 Gen1 #6	USB3.1 Gen1/Gen2 #6	5	USB3.1 Gen1/Gen2 #6
6	USB3.1 Gen1 #7	USB3.1 Gen1/Gen2 #7	6	USB3.1 Gen1/Gen2 #7
7	USB3.1 Gen1 #8	USB3.1 Gen1/Gen2 #8	7	USB3.1 Gen1/Gen2 #8
8	USB3.1 Gen1 #9	USB3.1 Gen1/Gen2 #9	8	USB3.1 Gen1/Gen2 #9
9	USB3.1 Gen1 #10	USB3.1 Gen1/Gen2 #10	9	USB3.1 Gen1/Gen2 #10
10	USB3.1 Gen1 #11	USB3.1 Gen1/Gen2 #11	10	USB3.1 Gen1/Gen2 #11
11	USB3.1 Gen1 #12	USB3.1 Gen1/Gen2 #12	11	USB3.1 Gen1/Gen2 #12
12	USB3.1 Gen1 #13	USB3.1 Gen1/Gen2 #13	12	USB3.1 Gen1/Gen2 #13
13	USB3.1 Gen1 #14	USB3.1 Gen1/Gen2 #14	13	USB3.1 Gen1/Gen2 #14
14	USB3.1 Gen1 #15	USB3.1 Gen1/Gen2 #15	14	USB3.1 Gen1/Gen2 #15
15	USB3.1 Gen1 #16	USB3.1 Gen1/Gen2 #16	15	USB3.1 Gen1/Gen2 #16
16	USB3.1 Gen1 #17	USB3.1 Gen1/Gen2 #17	16	USB3.1 Gen1/Gen2 #17
17	USB3.1 Gen1 #18	USB3.1 Gen1/Gen2 #18	17	USB3.1 Gen1/Gen2 #18
18	USB3.1 Gen1 #19	USB3.1 Gen1/Gen2 #19	18	USB3.1 Gen1/Gen2 #19
19	USB3.1 Gen1 #20	USB3.1 Gen1/Gen2 #20	19	USB3.1 Gen1/Gen2 #20
20	USB3.1 Gen1 #21	USB3.1 Gen1/Gen2 #21	20	USB3.1 Gen1/Gen2 #21
21	USB3.1 Gen1 #22	USB3.1 Gen1/Gen2 #22	21	USB3.1 Gen1/Gen2 #22
22	USB3.1 Gen1 #23	USB3.1 Gen1/Gen2 #23	22	USB3.1 Gen1/Gen2 #23
23	USB3.1 Gen1 #24	USB3.1 Gen1/Gen2 #24	23	USB3.1 Gen1/Gen2 #24
24	USB3.1 Gen1 #25	USB3.1 Gen1/Gen2 #25	24	USB3.1 Gen1/Gen2 #25
25	USB3.1 Gen1 #26	USB3.1 Gen1/Gen2 #26	25	USB3.1 Gen1/Gen2 #26
26	USB3.1 Gen1 #27	USB3.1 Gen1/Gen2 #27	26	USB3.1 Gen1/Gen2 #27
27	USB3.1 Gen1 #28	USB3.1 Gen1/Gen2 #28	27	USB3.1 Gen1/Gen2 #28
28	USB3.1 Gen1 #29	USB3.1 Gen1/Gen2 #29	28	USB3.1 Gen1/Gen2 #29
29	USB3.1 Gen1 #30	USB3.1 Gen1/Gen2 #30	29	USB3.1 Gen1/Gen2 #30



HPD0 to DP
HPD1 to HDMI
HPD2 to TBT
HPD3 to VGA
HPD4 to EDP Panel





DDP Strap Setting Update :
0 = Port is not detected (Default)
1 = Port is detected





www.teknisi-indonesia.com


Table 8-1. Power Descriptions for PCH in CNL-H

Name	Description
VCCPWLDO_1P8	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPWLDO_1P8 rail in Internal 1.8 v VRH Mode and left as no-connect in External 1.8V VRH Mode.
VCCPGPPA	1.8V or 3.3V for GPP_A group.
VCCPGPPB	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPGPPD	1.8V or 3.3V for GPP_D group.
VCCPGPPE	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPGPPG_3P3	3.3V for GPP_G group.
VCCPGPHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCMPHY_SENSE	1.05V Sense Line.
VSSMPHY_SENSE	0V (Ground) Sense Line.
VSS	Ground.






SPI Power




1st SPI ROM

1st: 05006-00090900 FLASH MXIC MX25L12873PM2I-10G 128M SOP-8L
2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP8



Main Board




System Management Interface




SMBus Interface




		Project Name		Rev
		GX701		1.0
Title : PCH-XDP				
Size A	Dept.: ASUSTeK COMPUTER		Engineer: EE	
Date: Wednesday, March 06, 2019			Sheet 29	of 100

12018-00380700




Reserved for EMI




Reset Circuit

Pull up +3VSG through R7507(10kOhm=>100kOhm)
When +3VSG ready, R7507(10kOhm) and R5006(7.5kOhm) will be in parelle.
The CPU temperature point is protected ahead of time.
Increasing R7507 value can reduce to affect R5006.



Battery embedded (press pwr_sw 10sec, then reset ec)



EC power off solution:
Solution1 Mount R3206, D3201/ Unmount R3216
Solution2 Mount R3206/R3216/ Unmount D3201- for reserved 0402 footprint

R1 . 2-65
<Variant Name>



Project Name

GX701

Rev

1.0

Title : LAN RTL8111GUX-CG


Size











B

Dept.: ASUSTeK COMPUTER INC. NB1 **Engineer:** EE



Date: Wednesday, March 06, 2019

Sheet 33 of 100



		Project Name	Rev
		GX701	1.0
Title : LAN RJ45 Conn.			
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: EE		
B			
Date: Wednesday, March 06, 2019	Sheet	34	of 100



A_GND / GND



2016.09.06 Add DEPOP solution



2015.04.14 3 pole mic design and VB2 Reserve


2015.08.07 Realtek Suggest

MUTE CONTROL



MUTE CONTROL new solution for 1.8V HDA BUG 0318

2017.03.23 AMP Change Remove


2016.07.22 Reserver DEPOP solution



HP ESD Protect




2015.12.16 EMI Reserve



HW Disable SSD Devslp	Mount R4002=0ohm, Unmount R4001=0ohm
HW Enable SSD Devslp	Unmount R4002=0ohm, Mount R4001=0ohm

<Variant Name>

<Variant Name>


		Title : CB_*****	
ASUSTeK COMPUTER INC. NB3		Engineer: EE	
Size C	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 41 of 100	

<Variant Name>


		Title : HDMI_DP_Switch	
ASUSTeK COMPUTER INC. NBI		Engineer: EE	
Size	Project Name		Rev
C	GX701		1.0
Date:	Wednesday, March 08, 2018	Sheet	42 of 100

2017/11/10


LPC Debug Port



2017/11/10



<Variant Name>

		Title : DEBUG_LPC	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size A	Project Name GX701		Rev 1.0
Date: Tuesday, April 02, 2019	Sheet 44	of 100	



Project Name

GX701

Rev

2.0

Title : TYPE-C USB3.1_R1.5_4





Size

D

Dept.: ASUSTeK COMPUTER INC. NB1 **Engineer:** EE

Date: Wednesday, March 06, 2019

Sheet 47 of 100





Slew rate control when I2C_EN/PIN = Low.
SLEW_CTL = R: Fastest data rate
SLEW_CTL = L: 5 ps slow
SLEW_CTL = No Connect: 10 ps slow




HDMI_SEL when I2C_EN/PIN = Low
HDMI_SEL = High: Device configured for DVI
HDMI_SEL = Low: Device configured for HDMI



Input Receive Equalization pin strap when I2C_EN/PIN = Low
EQ_SEL = L: Pinned EQ at 7.5 dB
EQ_SEL = No Connect: Adaptive EQ
EQ_SEL = R: Pinned at 14 dB




De-emphasis pin strap when I2C_EN/PIN = Low.
FFE_SEL = L: 2 dB de-emphasis level
FFE_SEL = No Connect: 0 dB
FFE_SEL = R: Reserved




I2C_EN/PIN = High: puts device into I2C control mode
I2C_EN/PIN = Low: puts device into pin strap mode



I2C_EN/PIN = High: puts device into I2C control mode
I2C_EN/PIN = Low: puts device into pin strap mode






I2C_EN/PIN = High: puts device into I2C control mode
I2C_EN/PIN = Low: puts device into pin strap mode




Operation enable/reset pin
OE = L: Power-down mode OE = R: Normal operation
Internal weak pullup: Resets device when transitions from H to L.


HDMI Active-Level Shift




HDMI PWR_+5VS_HDMI



HDMI Conn.





HDMI EMI



HS6V C-M Choke : M 09G092090110

HDMI LDO 1.1VS


2016/4/21 R 1.4.1



Module_AUX

Module_MAIN

ANT_3




ANT_1

U4906 RTC7610			
ANT	Port	VC1 GPP_B2	VC2 GPP_A19
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0

X: don't care
0: -0.2v~0.3v
1: 1.6v~3.6v

ANT_4



ANT_2

U4905 RTC7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't care
0: -0.2v~0.3v
1: 1.6v~3.6v

<Core Design>



Title : TYPE-C USB3.1_R1.5_4

ASUSTeK COMPUTER INC. NB1

Engineer:

Size

Project Name

Rev


D

GX701

R1.5


Date: Wednesday, March 06, 2019

Sheet 51 of 100



USB3.0 EMI-Protection

12/15/20
12/20/12, 12/20/13, 12/20/14
000202000400




USB3.0 ESD-Protection





1st: 070528076030
ESD PROTECTION AZ1045-04F
2nd: 07028153810
ESD PROTECTION IP4284C210-TB

USB2.0 ESD-Protection



D6381 ESD Diode
1st Source: PIN:07028153810 AMAZINGAZC999-04SP-R7G
2nd Source: PIN:07028153810 NXPPIUSB22X40


USB3.0_PORT3



USB3.0 ESD-Protection



1st: 070528076030
ESD PROTECTION AZ1045-04F
2nd: 07028153810
ESD PROTECTION IP4284C210-TB



< Channel / Receiver setting for Pericom 1002B >

Setting	Channel Enable [F0]	Receiver Detection [RXDET_F0]
0 : 0.0 to GND	Disable	Disable
1 : 0.0 to VDD	Enable(Default)	Enable(Default)
Note	Channel Enable / Receiver detection With internal 300K pull-up R.	

< Fine tune table for Pericom (One port Gen2) >

EQM-R	Gen 1 @ 5.00Gbps	Gen 2 @ 10.00Gbps
D : 0.0 to GND	5.1	10.0
R : Rest to GND	1.0	6.7
F : Leave Open	2.0(Default)	8.0(Default)
I : 0.0 to VDD	6.0	13.1


Note: VDD Internal 100kOhm pull-up Res and 200kOhm pull-down Resistor.
Rest = 0.00000

< SW table for Pericom 1002B >

SW[A0]	Output Linear Swing [mV]
0 : 0.0 to GND	800
R : Rest to GND	1200
F : Leave Open	1000 (Default)
I : 0.0 to VDD	1100


< FG Table for Pericom 1002B >

FG[A0]	Fast Gate [dB]
0 : 0.0 to GND	-3.0
R : Rest to GND	-1.5
F : Leave Open	0 (Default)
I : 0.0 to VDD	+2.0



Page: 1/1




WLAN & BT ON




WLAN_Wake# Control

WLAN_CLKREQ#

SD-1216



2017.03.15 Connector list update













Cloud Design

<Variant Name>







		Title : USB3_*****	
ASUSTeK COMPUTER INC		Engineer: EE	
Size	Project Name		Rev
Custom	GX701		1.0
Date:	Wednesday, March 08, 2018	Sheet	54 of 503

<Variant Name>





		Title : IO Con. to MB	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size Custom	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 55 of 100	







Shift rotational direction 转动的方向	Signal 信号	Output 输出信号
C.W. 顺时针方向	A 1~C 端子线 A 1 Terminal 1~C1 B 1~C 端子线 B 1 Terminal 1~C1	1V 1V 1V 1V
C.C.W. 逆时针方向	A 1~C 端子线 A 1 Terminal 1~C1 B 1~C 端子线 B 1 Terminal 1~C1	1V 1V 1V 1V





D LED









VCCST_PWRGD for PCH




<Variant Name>

ASUS		Title : Power Protect	
ASUSTeK COMPUTER		Engineer: EE	
Size Custom	Project Name GX701		Rev 1.0
Date: Tuesday, April 02, 2019	Sheet	58 of 100	





16/06/08 EMI






2016/08/05 EMI







2017/04/05 EMI



2016/07/27 EMI



2017/12/20 EMI



<<Variant Name>>


Mode	ADP_INSERT_NG#	AC_IN_OC#
AC Mode	0 (POP,throttling, stop charging)	0
	1	




www.teknisi-indonesia.com




<Variant Name>

		Title : I/O board(1-1)_CR_RTS5139	
ASUSTeK COMPUTER INC. NB3		Engineer: EE	
Size C	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 62 of 100	


<Variant Name>

		Title : USB Port	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size C	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 63 of 100	

<Variant Name>

		Title : I/O board(1-3)_USB	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size	Project Name		Rev
C	GX701		1.0
Date: Wednesday, March 06, 2019		Sheet 64	of 100

8/4.6



2.2





2.5




8.5




3.2/2.2





Irregular hole



8/2.5




7/4.6




<Variant Name>


<Variant Name>





			Title :		
ASUSTeK COMPUTER INC. NB1			Engineer: EE		
Size	Project Name				Rev
D	GX701				1.0
Date: Wednesday, March 06, 2019			Sheet 66 of 100		

<Variant Name>



		Title : I/O board FUNC key	
ASUSTeK COMPUTER		Engineer: EE	
Size E	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 67 of 100	




<Variant Name>

		Title : OTH_for test only	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size D	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 68 of 100	



<Variant Name>






Use NEY-INT# to substitute
0920


Use NEY-INT# to substitute
0920

--


KB RGB LED




TP LED





Eagle Eye LED




Wheel LED









Different power plan prevent leakage

1. USB PD1

2. USB PD1

3. USB PD1

4. USB PD1

5. USB PD1

6. USB PD1

7. USB PD1

8. USB PD1

9. USB PD1

10. USB PD1

11. USB PD1

12. USB PD1

13. USB PD1

14. USB PD1

15. USB PD1

16. USB PD1

17. USB PD1

18. USB PD1

19. USB PD1

20. USB PD1

21. USB PD1

22. USB PD1

23. USB PD1

24. USB PD1

25. USB PD1

26. USB PD1

27. USB PD1

28. USB PD1

29. USB PD1

30. USB PD1


31. USB PD1

32. USB PD1

33. USB PD1

34. USB PD1

35. USB PD1



USB EMI-Protection

1. USB PD1

2. USB PD1

3. USB PD1

4. USB PD1

5. USB PD1

6. USB PD1

7. USB PD1

8. USB PD1

9. USB PD1

10. USB PD1

11. USB PD1

12. USB PD1

13. USB PD1

14. USB PD1

15. USB PD1

16. USB PD1

17. USB PD1

18. USB PD1

19. USB PD1

20. USB PD1

21. USB PD1

22. USB PD1

23. USB PD1

24. USB PD1

25. USB PD1

26. USB PD1

27. USB PD1

28. USB PD1

29. USB PD1

30. USB PD1


31. USB PD1

32. USB PD1

33. USB PD1

34. USB PD1

35. USB PD1



USB EMI-Protection

1. USB PD1

2. USB PD1

3. USB PD1

4. USB PD1

5. USB PD1

6. USB PD1

7. USB PD1

8. USB PD1

9. USB PD1

10. USB PD1

11. USB PD1

12. USB PD1

13. USB PD1

14. USB PD1

15. USB PD1

16. USB PD1

17. USB PD1

18. USB PD1

19. USB PD1

20. USB PD1

21. USB PD1

22. USB PD1

23. USB PD1

24. USB PD1

25. USB PD1

26. USB PD1

27. USB PD1

28. USB PD1

29. USB PD1

30. USB PD1


31. USB PD1

32. USB PD1

33. USB PD1

34. USB PD1

35. USB PD1



USB EMI-Protection

1. USB PD1

2. USB PD1

3. USB PD1

4. USB PD1

5. USB PD1

6. USB PD1

7. USB PD1

8. USB PD1

9. USB PD1

10. USB PD1

11. USB PD1

12. USB PD1

13. USB PD1

14. USB PD1

15. USB PD1

16. USB PD1

17. USB PD1

18. USB PD1

19. USB PD1

20. USB PD1

21. USB PD1

22. USB PD1

23. USB PD1

24. USB PD1

25. USB PD1

26. USB PD1

27. USB PD1

28. USB PD1

29. USB PD1

30. USB PD1


31. USB PD1

32. USB PD1



33. USB PD1

34. USB PD1



35. USB PD1




CC Logic




CC Logic








CC Logic










[illegible]


<Variant Name>

		Title : BT_Blueetooth	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size C	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 61 of 100	







MEMORY: GPU FB Partition A




MEMORY: GPU FB Partition D




MEMORY: GPU FB Partition B





MEMORY: GPU FB Partition C



<Variant Name>



		Title : <Title>	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size D	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 82 of 103	

+1.05VSUS [For PCH]




Imax= 7.577A
OCP= 13.5A

+1.05VSUS




<Variant Name>

+1.8VSUS [For PCH]




PT840* 請放置 PU8401旁;並請放置Trace 上!



<Variant Name>



ASUS		Project Name	Rev
GX701			R1.0
Title : PW_+1.8VSUS			
Size	Dept.:	Engineer:	Power
A3	NB Power team		
Date: Tuesday, April 02, 2019	Sheet	84	of 100

+3VS_LCD




<Variant Name>

+VTT +VTT: +0.675V, I_{max} = 0.6A








+2.5V LDO [For Memory]










Address Selection Table									
ADDRESS	AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7	AD8
000000	0	0	0	0	0	0	0	0	0
000001	0	0	0	0	0	0	0	0	1
000002	0	0	0	0	0	0	0	1	0
000003	0	0	0	0	0	0	0	1	1
000004	0	0	0	0	0	0	1	0	0
000005	0	0	0	0	0	0	1	0	1
000006	0	0	0	0	0	0	1	1	0
000007	0	0	0	0	0	0	1	1	1


Register Address									
ADDRESS	AD0	AD1	AD2	AD3	AD4	AD5	AD6	AD7	AD8
0x0	0	0	0	0	0	0	0	0	0
0x1	0	0	0	0	0	0	0	0	1
0x2	0	0	0	0	0	0	0	1	0
0x3	0	0	0	0	0	0	0	1	1
0x4	0	0	0	0	0	0	1	0	0
0x5	0	0	0	0	0	0	1	0	1
0x6	0	0	0	0	0	0	1	1	0
0x7	0	0	0	0	0	0	1	1	1

PROTECTION







DVS Setting		
MDA_VDD_CTL	M	L
Voltage	1.35V	1.25V
VR9404	1300ns	
VR9409	21.500ns	
VR9423	7500ns	



<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC. NB1		Engineer: EE	
Size D	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 95 of 103	


I_{max} = 1.5A





<Variant Name>

ASUS		Project Name	Rev
GX701			R1.0
Title : PW_+12VS_FAN			
Size	Dept.: NB Power team	Engineer:	Power
B			
Date: Tuesday, April 02, 2019	Sheet	96	of 100

<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC. NB1		Engineer:	EE
Size D	Project Name GX701		Rev 1.0
Date: Wednesday, March 06, 2019		Sheet 97	of 103



75W-

[illegible]

75W ~ 90W

		UP9026PQK(UFI)	WCP45491(CM)
FR9801	2130	1002(100212200014010)	
FR9817	2130	(10102-00571000)	
FR9822	2130	2000(100212200014010)	
FR9814	2130	(10102-00571000)	
FR9805	3130	1002(12330214010)	
FR9806	3110	(10102-00581000)	
FR9807	3130	1002(12330214010)	
FR9808	3110	(10102-00581000)	
FR9811	3240	(100212324314010)	
FR9812	1040	1002(121200214010)	
FR9834	90_980	(100212999214010)	




AC-IN Mode

C:CPU
P:PCH
S:PLT
Power
Signal

(+RTCBAT)+3VA_RTC
(AC_BAT_SYS)+3VA/+5VA
(+3VA_RTC)RTCRST#(PCH)
(Power)AC_IN_OC#(EC)
(EC)PS_ON(+3VA_EC)
(PS_ON)+3VA_EC(EC)
(3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
(EC)DPWROK_EC(PCH)
(+3VA_DSW)PM_BATLOW#(PCH)
(PCH)PM_SLP_SUS#(EC)
(VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
(EC)PM_RSMRST#_PCH(PCH)
(PCH)SUSWARN#(EC)
(EC)ME_AC_PRESENT_PCH(PCH)
(EC)PCH_SUSACK#(PCH)
(PWR_Switch)PWR_SW#(EC)
(EC)PM_PWRBTN#(PCH)
(EC)SUSC_EC#(Power)
(SUSC_EC#)+12V/+5V/+3V
(EC)SUSB_EC#(Power)
(SUSB_EC#)+12VS/+5VS/+3VS
(SUSB_EC#)+1.0V_VCCST,VCCPLL
(SUSB_EC#)+VCCIO,(+12VS)+VCCSTG
(1.2V_ON)+2.5V(2.5V_PWRGD)
(1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
(+12VS)+VCCPLL_OC
(SUSB_EC#)+VCCIO(VCCIO_PWRGD)
(ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
(DDR_VTT_CTRL)+0.6V
(CPU)DDR_VTT_CTRL(Power)
(Power)1.2V_PWRGD(AND)
(Power)IMVP8_PWRGD
(AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
(ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
(EC)PM_PWROK_PCH(PCH)
(PCH)CLK_PCH_BCLK(CPU)
(PCH)H_CPUPWRGD(CPU)

(CPU)P_SVID_DATA_X2(Power)
(EC)PM_SYSPWROK_PCH(PCH)
(PCH)PLT_RST#(CPU/EC/Device)
(P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
(CPU)H_THERMTRIP#(PCH)
(PCH)DDR4_DRAMRST#(Memory)

+VCCGT

CFL H Power Sequence
(AC mode)

GX501VSK R2.0 SKU Table

[illegible]

- ```
1. CPU: INT I7-7700HQ 2.8G/6M SR32Q BGA 01001-01380600
CPU: INT I5-7300HQ 2.5G/6M SR32S BGA 01001-01380500

2. dGPU: nVidia N17E-G2-A1 FCBGA2152 02004-00480500
```

CCDC 2061732 and 2061733, Cambridge

- ```
4. EC: ITE IT8995VG-128/DX --06037-00050800
5.onboard memory
8G_ Hynix 03012-00030400
```






9. Card Reader: AU6435--02G630002400 (Page42)

- ```
10. USB Charger IC: (Page52) Silago SLG55584AVTR -- 06016-00040000
MAXIM MAX14566AEETA+ -- 06G016196011
```

- ```
11. USB3.0 Repeater IC:(Page67)
Parade : PS8710B -- 06053-00200000
Maxim : MAX14972CTG+ -- 06053-00030000
```

13. Audio Codec : 02043-00130000 (663-VA4)





For power sequence measurement

GL702VSK UP1905

Address Selection Table

Address	Bank	Row	Column	Value
00000000	0	0	0	00000000
00000001	0	0	1	00000001
00000002	0	0	2	00000002
00000003	0	0	3	00000003
00000004	0	0	4	00000004
00000005	0	0	5	00000005
00000006	0	0	6	00000006
00000007	0	0	7	00000007
00000008	0	0	8	00000008
00000009	0	0	9	00000009
0000000A	0	0	10	0000000A
0000000B	0	0	11	0000000B
0000000C	0	0	12	0000000C
0000000D	0	0	13	0000000D
0000000E	0	0	14	0000000E
0000000F	0	0	15	0000000F
00000010	0	1	0	00000010
00000011	0	1	1	00000011
00000012	0	1	2	00000012
00000013	0	1	3	00000013
00000014	0	1	4	00000014
00000015	0	1	5	00000015
00000016	0	1	6	00000016
00000017	0	1	7	00000017
00000018	0	1	8	00000018
00000019	0	1	9	00000019
0000001A	0	1	10	0000001A
0000001B	0	1	11	0000001B
0000001C	0	1	12	0000001C
0000001D	0	1	13	0000001D
0000001E	0	1	14	0000001E
0000001F	0	1	15	0000001F
00000020	1	0	0	00000020
00000021	1	0	1	00000021
00000022	1	0	2	00000022
00000023	1	0	3	00000023
00000024	1	0	4	00000024
00000025	1	0	5	00000025
00000026	1	0	6	00000026
00000027	1	0	7	00000027
00000028	1	0	8	00000028
00000029	1	0	9	00000029
0000002A	1	0	10	0000002A
0000002B	1	0	11	0000002B
0000002C	1	0	12	0000002C
0000002D	1	0	13	0000002D
0000002E	1	0	14	0000002E
0000002F	1	0	15	0000002F
00000030	1	1	0	00000030
00000031	1	1	1	00000031
00000032	1	1	2	00000032
00000033	1	1	3	00000033
00000034	1	1	4	00000034
00000035	1	1	5	00000035
00000036	1	1	6	00000036
00000037	1	1	7	00000037
00000038	1	1	8	00000038
00000039	1	1	9	00000039
0000003A	1	1	10	0000003A
0000003B	1	1	11	0000003B
0000003C	1	1	12	0000003C
0000003D	1	1	13	0000003D
0000003E	1	1	14	0000003E
0000003F	1	1	15	0000003F

移至 Page 50







Table with 2 columns: Address, Value





Address	Value
00000000	00000000
00000001	00000001
00000002	00000002
00000003	00000003
00000004	00000004
00000005	00000005
00000006	00000006
00000007	00000007
00000008	00000008
00000009	00000009
0000000A	0000000A
0000000B	0000000B
0000000C	0000000C
0000000D	0000000D
0000000E	0000000E
0000000F	0000000F
00000010	00000010
00000011	00000011
00000012	00000012
00000013	00000013
00000014	00000014
00000015	00000015
00000016	00000016
00000017	00000017
00000018	00000018
00000019	00000019
0000001A	0000001A
0000001B	0000001B
0000001C	0000001C
0000001D	0000001D
0000001E	0000001E
0000001F	0000001F
00000020	00000020
00000021	00000021
00000022	00000022
00000023	00000023
00000024	00000024
00000025	00000025
00000026	00000026
00000027	00000027
00000028	00000028
00000029	00000029
0000002A	0000002A
0000002B	0000002B
0000002C	0000002C
0000002D	0000002D
0000002E	0000002E
0000002F	0000002F
00000030	00000030
00000031	00000031
00000032	00000032
00000033	00000033
00000034	00000034
00000035	00000035
00000036	00000036
00000037	00000037
00000038	00000038
00000039	00000039
0000003A	0000003A
0000003B	0000003B
0000003C	0000003C
0000003D	0000003D
0000003E	0000003E
0000003F	0000003F

Coffee Lake-H IMVP8 Power (1) [For CPU]

PR8033	N series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
230W	-	24.3Kohm















Adapter Mode (MVP9)									
	S0	C0	S3	S4	S5	S5 with USB Charger ¹			
PL_ON	1	-	1	-	1	-	1		
SWDOW_ON	1	-	1	-	1	-	1		
VSUS_ON	1	-	1	-	1	-	1		
VSUS_ON	1	-	1	-	1	-	1		
1.8V_ON	1	-	1	-	1	-	1		
BUSV_DCH	1	-	1	-	1	-	1		
BUSV_DCH	1	-	1	-	1	-	1		


Battery Mode (MVP9)									
	S0	C0	S3	S4	S5	S5 with USB Charger ¹			
PL_ON	1	-	1	0	0	-	1		
SWDOW_ON	1	-	1	0	0	-	1		
VSUS_ON	1	-	1	0	0	-	1		
VSUS_ON	1	-	1	0	0	-	1		
1.8V_ON	1	-	1	0	0	-	1		
BUSV_DCH	1	-	1	0	0	-	1		
BUSV_DCH	1	-	1	0	0	-	1		









Adaptor select			
		N Series	G Series
PR8921		10m	5m
PR8936			
14K	0.4V	30W	120W
31.6K	0.8V	40W	150W
56K	1.2V	45W	180W
93.1K	1.6V	65W	230W
150K	2.0V	75W	280W
270K	2.4V	90W	330W
560K	2.8V	120W	400W




請放靠近PU9101



 Project Name G711GW		Rev R1.0
Title : <i>PW_MVCG (1)</i>		
Issd A1	Dept.: <i>MS Power team</i>	Engineer: <i>Nell</i>
Date: <i>Tuesday, April 02, 2019</i>		Sheet <i>91</i> of <i>108</i>

Charger ISL9238B (NVDC)



DC-IN Mode

C:CPU (+RTCBAT)+3VA_RTC
 P:PCH (AC_BAT_SYS)+3VA/+5VA
 S:PLT (+3VA_RTC)RTCST#(PCH)
 Power (Power)AC_IN_OC#(EC)
 Signal (EC)PS_ON(+3VA_EC)
 (PS_ON)+3VA_EC(EC)
 (3VADSW_ON)+3VA_DSW(3VA_DSW_PWRGD)
 (EC)DPWROK_EC(PCH)
 (+3VA_DSW)PM_BATLOW#(PCH)
 (PCH)PM_SLP_SUS#(EC)
 (VSUS_ON)+1.0VSUS_VCCPRIM(1.0VSUS_PWRGD)
 (EC)PM_RSMRST#_PCH(PCH)
 (PCH)SUSWARN#(EC)
 (EC)ME_AC_PRESENT_PCH(PCH)
 (EC)PCH_SUSACK#(PCH)
 (PWR_Switch)PWR_SW#(EC)
 (EC)PM_PWRBTN#(PCH)
 (EC)SUSC_EC#(Power)
 (SUSC_EC#)+12V/+5V/+3V
 (EC)SUSB_EC#(Power)
 (SUSB_EC#)+12VS/+5VS/+3VS
 (VSUS_ON)+1.0V_VCCST,VCCPLL(VCCST_PWRGD)
 (+VCCIO)+VCCSTG
 (1.2V_ON)+2.5V(2.5V_PWRGD)
 (1.2V_ON)+VDDQ_CPU(1.2V_PWRGD)
 (+12VS)+VCCPLL_OC
 (SUSB_EC#)+VCCIO(VCCIO_PWRGD)
 (ALL_SYSTEM_PWRGD)+VCCSA(IMVP8_PWRGD)
 (DDR_VTT_CTRL)+0.6V
 (CPU)DDR_VTT_CTRL(Power)
 (Power)1.2V_PWRGD(AND)
 (Power)IMVP8_PWRGD
 (AND)ALL_SYSTEM_PWRGD(CPU/PCH/EC/Power)
 (ALL_SYSTEM_PWRGD)VCCST_PWRGD_CPU(CPU)
 (EC)PM_PWROK_PCH(PCH)
 (PCH)CLK_PCH_BCLK(CPU)
 (PCH)H_CPU_PWRGD(CPU)
 (ALL_SYSTEM_PWRGD)P_IMVP8_EN_10(Power)
 (CPU)P_SVID_DATA_X2(Power)
 (EC)PM_SYSPWROK_PCH(PCH)
 (PCH)PLT_RST#(CPU/EC/Device)
 (P_IMVP8_DRVON)+VCCCORE(IMVP8_PWRGD)
 (CPU)H_THERMTRIP#(PCH)
 (PCH)DDR4_DRAMRST#(Memory)
 +VCCGT

CFL H Power Sequence (DC mode)

